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Designing efficient, application-specialized hardware accel-
erators requires assessing trade-offs between a hardware
module’s performance and resource requirements. To facili-
tate hardware design space exploration, we describe Aether-
ling, a system for automatically compiling data-parallel pro-
grams into statically scheduled, streaming hardware circuits.
Aetherling contributes a space- and time-aware intermedi-
ate language featuring data-parallel operators that represent
parallel or sequential hardware modules, and sequence data
types that encode a module’s throughput by specifying when
sequence elements are produced or consumed. As a result,
well-typed operator composition in the space-time language
corresponds to connecting hardware modules via statically
scheduled, streaming interfaces.
We provide rules for transforming programs written in
a standard data-parallel language (that carries no informa-
tion about hardware implementation) into equivalent space-
time language programs. We then provide a scheduling al-
gorithm that searches over the space of transformations to
quickly generate area-efficient hardware designs that achieve
a programmer-specified throughput. Using benchmarks from
the image processing domain, we demonstrate that Aether-
ling enables rapid exploration of hardware designs with dif-
ferent throughput and area characteristics, and yields results
that require 1.8-7.9× fewer FPGA slices than those of prior
hardware generation systems.
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1 Introduction
The need for energy-efficient computing is driving computer
architects to aggressively explore new kinds of application-
specific hardware accelerators [22]. Correspondingly, there
is a growing need for tools that improve the productivity of
creating custom hardware designs. One common approach
is to directly compile high-level algorithm descriptions into
hardware circuits. This strategy is reflected by recent domain-
specific compilation systems targeting compute-intensive
application domains such as machine learning [12, 26] and
image processing [20, 21, 39, 44]. However, to arrive at effi-
cient solutions, it is also common for a hardware designer to
assess trade-offs between performance achieved and hard-
ware resources used by exploring a space of different hard-
ware designs for a single algorithm.
In this paper, we focus on the domain of classic image
processing and present Aetherling, a system for automati-
cally compiling programs in a high-level, data-parallel lan-
guage into a range of streaming hardware designs featuring
different throughputs and resource requirements. Rather
than model statically scheduled, streaming hardware using
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synchronous dataflow representations [7, 21, 29, 44], our ap-
proach is to encode the parallelism (space) and throughput
(space per unit time) properties of streaming hardware in-
terfaces in the type system of a high-level, but space-time
aware, data-parallel language. As a result, all well-typed pro-
grams in the space-time language are guaranteed to compile
to statically scheduled, acyclic, streaming hardware designs.
Aetherling enables rapid exploration of such designs with
different throughput and area trade-offs using a heuristic-
driven search over rewrite rules that transform an input
program in a hardware-agnostic language into different im-
plementations in the space-time aware language. Although
Aetherling does not guarantee that its statically scheduled
designs minimize resource utilization, we show that Aether-
ling’s output typically requires less control logic andmemory
overhead than dynamically scheduled designs.
Specifically, we make the following contributions:
1. We define a space-time intermediate language featur-
ing: (a) sequence types that encode the parallelism and
throughput of streaming hardware interfaces; and (b)
operators that correspond to hardware modules with
computable properties such as throughput, area, and
delay. All well-typed programs in this language have a
direct interpretation as statically scheduled, streaming
hardware (Section 4). In this paper, implementations
of these programs are restricted to acyclic accelerators
without asynchronous control flow that only access
off-accelerator memory at the beginning and end of
the pipeline.
2. We provide rewrite rules for transforming programs
expressed in a second (hardware unaware) functional
data-parallel language (Section 3) into equivalent space-
time language programs (Section 5).
3. We provide an algorithm for automatically transform-
ing programs expressed in Aetherling’s data-parallel
input language to efficient space-time language pro-
grams that meet a specified throughput (Section 6).
4. We provide an implementation of the Aetherling in-
put language, space-time language, and scheduler that
synthesizes FPGA designs (Section 7). We schedule ba-
sic image processing programs using this system and
demonstrate that the resulting designs require less
area for control overhead than those produced by re-
cent systems that generate image processing hardware
from high-level language descriptions (Section 8).
We refer the reader to the supplementary material at http:
//aetherling.org for the full formalization (syntax, typing,
and operational semantics) of Aetherling’s input language
and space-time language.
2 Overview
To better understand Aetherling’s hardware synthesis goals,

























































Figure 1. These three circuits compute the same 1D convo-
lution, but utilize different amounts of hardware to achieve
different output throughputs. In the bottom design, compo-
nents labeled in red are underutilized and only emit output
elements every third clock.
with a 3-element filter (assume all filter weights are 1/3).
Pseudocode for this operation, defined on an input sequence
in, is given below:
out[i] = (in[i-2] + in[i-1] + in[i]) / 3
One potential circuit for performing this operation is
shown in Figure 1-a. In this circuit, stream elements arrive
at the hardware’s input interface at a rate of one element
per clock. These elements stream through a chain of two
registers that hold the previous two elements of the stream
(a register accepts an input on clock i and emits it on clock
i+1). The circuit sums the three most recent stream elements
using two adders, then divides the result by three to compute
the convolution output. Since all components of the circuit
produce and consume elements at the same throughput (one
element per clock), the circuit requires no additional stor-
age for buffering intermediate data between components,
yielding a resource-efficient design.
A hardware designer can also explore alternative designs
that compute the same output, but use different amounts
of hardware to achieve different throughputs. For example,
Figure 1-b shows a design that doubles output throughput to
two elements per clock at the cost of using four adders and
two dividers. The circuit in Figure 1-c uses only a single adder,
serializing per-output summation work over three clocks. As
a result, the circuit’s input/output interfaces transfer only
one stream element every three clocks. This final design
includes underutilized hardware (shown in red) that sits idle
for two of every three clocks. Although all throughputs are
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not the same in this multi-rate design, all connected circuit
components produce and compute elements at the same rate,
so no buffering hardware is required between operators.
Even in this simple convolution example, changing the
circuit to adjust throughput is more complex than just dupli-
cating (or removing) hardware resources from the basic one
element per clock design. For example, the wiring pattern
between the stateful components (registers) and combina-
tional components (adders, dividers) needed to be changed
between the designs in Figure 1-a and b. In Figure 1-c, new
components (a unit for serializing stream elements to the
adder over time and a counter for resetting a register’s state
to 0), along with underutilization of some components, are
required for a correct design.
To reduce this complexity, the Aetherling system facili-
tates hardware design exploration by automatically handling
the throughput-adjusting changes to a circuit. Aetherling
programmers must only specify a data-parallel algorithm
(without specifics of hardware implementation details) and a
desired throughput for a hardware design to achieve. Given
these inputs, Aetherling will automatically produce a stat-
ically scheduled, streaming hardware design that executes
the specified algorithm at the required throughput.
To achieve this goal, the Aetherling system consists of:
1. A functional input language (Lseq) for expressing pro-
grams using standard data-parallel operations on finite-
length sequences. Aetherling input programs do not
specify hardware implementation details, so program-
mers can maintain focus on functional correctness.
However, Lseq is constrained so that Aetherling can
transform all valid programs into custom hardware
implementations.
2. An intermediate language (Lst) that is similar to Lseq,
but that models the throughput and area of a program’s
hardware implementation. A key aspect of Lst is space-
time aware sequence types that define the parallelism
and throughput of hardware interfaces by encoding
when sequence elements are produced in addition to
sequence length.
3. A set of rewrite rules for transforming any Lseq pro-
gram into a semantically-equivalent Lst program.
4. A scheduling algorithm that, given a Lseq program
P and a desired hardware circuit throughput T, uses
the rewrite rules to schedule P into an equivalent Lst
program with throughput T.
5. A compiler for transforming Lst programs into synthe-
sizable Verilog hardware descriptions.
The following sections describe each of these components
in greater detail.
3 Sequence Language
Aetherling’s input language, called Lseq, is a data-parallel lan-
guage embedded in Haskell with a first-class sequence data
1 conv_math x =
2 map (\y -> div (tuple y 3)) (reduce add x)
3
4 conv1d input =
5 let shift_once = shift input
6 let shift_twice = shift shift_once
7 let window_tuple = map2 tuple_append
8 (map2 tuple shift_once shift_twice) input
9 let window = map tuple_to_seq
10 (partition N 1 window_tuple)
11 let result = map conv_math window
12 unpartition result
Figure 2. Lseq program for convolving elements of a 1D
input sequence with a 3-element filter with weights 1/3.
add :: Int × Int -> Int
tuple :: t -> t' -> t × t'
tuple_append ::
n−1︷         ︸︸         ︷
t × . . . × t -> t ->
n︷         ︸︸         ︷
t × . . . × t
map :: (t -> t') -> Seq n t -> Seq n t'
map2 :: (t -> t' -> t'') -> Seq n t -> Seq n t' ->
Seq n t''
reduce :: (t × t -> t) -> Seq n t -> Seq 1 t
shift :: Seq n t -> Seq n t
select_1d :: Int -> Seq n t -> Seq 1 t
tuple_to_seq :: Seq 1 (
n︷         ︸︸         ︷
t × . . . × t) -> Seq n t
partition :: (no :: Int) -> (ni :: Int) ->
Seq (no*ni) t -> Seq no (Seq ni t)
unpartition :: Seq no (Seq ni t) -> Seq (no*ni) t
(.) :: (b -> c) -> (a -> b) -> a -> c
Figure 3. Signatures of Lseq operators (excerpts, n are natural
numbers, a, b, c, t, t', t'' are types).
type and standard sequence operators. Most aspects of Lseq
are similar to prior functional data-parallel languages [11],
but Lseq is constrained so all programs can be compiled to
hardware circuits. Most notably, Lseq is finitary: all sequences
are of statically-known length, and the language only allows
expressions that are DAGs of computations.
Lseq programs operate on homogeneous, fixed-length se-
quences. Type (Seq n t) represents a sequence containing
n elements of type t. The length of the sequence is encoded
using dependent types. Sequences can be arbitrarily nested.
Figure 2 presents the Lseq program for the 1D convolution
example introduced in Section 2. The input, whose type is
(Seq n Int), is tupled with two other sequences obtained
by repeatedly shifting input by one element to the right
(Lines 5, 6). The result is a sequence of tuples (window_tuple)
that each contain three consecutive elements of input. These
tuples are converted to length-3 sequences (Lines 9, 10) so
data-parallel operators reduce and map can be used to perform
convolution arithmetic (Line 11).
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SSeq 8 t
TSeq 8 0 t
TSeq 8 8 t
TSeq 4 0 (SSeq 2 t)
TSeq 8 0 (TSeq 1 1 t)
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Figure 4. The SSeq and TSeq sequence types in Lst describe the number of elements processed by an operator and also when
elements arrive at an operator’s interface. Numbers in the boxes are the indices of each element (in the sequence) and not the
contents. We maintain this notation in all figures in this paper.
Figure 3 provides type signatures for the subset of Lseq
used in Figure 2. The semantics of most of these operators
are standard and therefore omitted, but we describe the non-
standard operators. The (partition no ni) operator creates
nested sequences (or, matrices) by dividing a (Seq (no*ni)t)
into no subsequences each of length ni. The unpartition op-
erator performs the inverse operation, merging (or, flatten-
ing) nested sequences into a single sequence. Both opera-
tors preserve the order of input sequence elements so that
(unpartition . partition no ni) is an identity operation.
4 Space-Time IR
Aetherling transforms Lseq programs into programs in its
space-time-aware sequence language Lst. Like Lseq, Lst is a
high-level language that operates on fixed-length sequences.
However, all programs in Lst explicitly encode key properties
of their hardware implementation. Notably, all sequence op-
erators in Lst correspond to streaming hardware modules. Lst
defines the interfaces to these modules using space-time se-
quence types which not only encode the lengths of sequences
communicated between modules, but when elements in the
sequences are communicated. In this paper, statements about
the interface to a Lst operator can be viewed as a description
of the corresponding hardware module.
4.1 Space-Time Sequence Types
Lst programs operate on two types of sequences: a space se-
quence (SSeq n t) and a time sequence (TSeq n i t). These
types encode the corresponding hardware’s interfaces, so a
well-typed Lst program describes a circuit where all modules
are synchronized with their producers and consumers on the
timing of sequence element communication. This synchro-
nization enables use of efficient, statically-scheduled hard-
ware modules, since no dynamic interface logic is needed
to determine when new data arrives. Further, inter-module
buffering between producers and consumers is not required,
except to align element arrival clock cycles when two se-
quences are joined (Section 7).
SSeq encodes a fully parallel operator interface. An oper-
ator that produces a sequence of type (SSeq n t) emits n
values of type t in parallel, over the same number of clocks
required to emit a single element of type t. Sequences in
Lst can be nested, so t can be another SSeq. Since parallel
hardware is required to implement an operator that commu-
nicates all elements at once, we say elements of a SSeq are
distributed “in space”.
Lst sequence types encode the throughput of interfaces.
For example, Figure 4-A illustrates the behavior of an inter-
face described by (SSeq 8 Int). All eight integers are com-
municated at the same time, so the type has a throughput of
eight Ints per clock. Generally, the throughput of an operator
producing a (SSeq n t) is n times the throughput of t.
TSeq encodes a fully sequential operator interface where
sequence elements arrive over time. To describe interfaces
that may be underutilized, the TSeq type describes when
elements are communicated over the interface (valid clocks)
as well as when the interface is idle (invalid clocks).
An operator that produces a (TSeq n i t) emits n values
of type t over n × c clocks, where c is the number of clocks
required to emit t. Then, the operator emits nothing for an
additional i×c clocks. We refer to the number of clock cycles
for an interface to accept or emit a program’s entire sequence
as the interface’s time. In the example above, the interface’s
time is (n + i) × c.
Figure 4-B illustrates interfaces described by types(TSeq 8
0 Int) and (TSeq 8 8 Int). Notice that both interfaces emit
eight integers over the first eight clocks. In the first case, the
interface has a time of eight clocks. In the latter case, the
valid elements are followed by eight invalid clocks (the gray
boxes). Due to these invalids, (TSeq 8 8 Int) describes an in-
terface with a time of 16 clocks to transfer the eight-element
sequence, and its throughput is half that of (TSeq 8 0 Int).
While it may seem like invalid clocks imply inefficient
hardware designs, they are fundamentally required for Lst
types to describe the behavior of all hardware interfaces for
the entire duration of a circuit’s execution. When operators
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map_s f :: SSeq 4 t -> SSeq 4 t’
throughput(map_s f) = 4 elt/clk
area(map_s f)       = 4 x area(f)
map_t f :: TSeq 4 0 t -> TSeq 4 0 t’
throughput(map_t f) = 1 elt/clk
area(map_t f)       = area(f)
map_t (map_s f)
  :: TSeq 2 0 (SSeq 2 t) -> TSeq 2 0 (SSeq 2 t’)
throughput(map_t (map_s f)) = 2 elt/clk
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Figure 5. Three Lst operator expressions that apply f to all
elements of the input sequence. The corresponding hardware
implementations differ in throughput and area.
produce and consume sequences with different lengths (e.g.,
reductions, downsampling), invalid clocks enable Aetherling
to describe both when the operators’ interfaces are commu-
nicating valid data and when they are idle. The input and
output sequences for all Aetherling’s space-time operators
(Section 4.2) require the same amount of time to communicate.
As a result, the interfaces of all operators in a well-typed Lst
program require the same amount of time.
Nesting TSeq and SSeq types can be used to describe a rich
space of operator interfaces. For example, the top illustration
in Figure 4-C provides an example of a partially parallel
interface described by the type (TSeq 4 0 (SSeq 2 Int)).
This interface always emits valid elements and transfers a
length-8 sequence two elements at a time over four clocks.
The bottom half of Figure 4-C illustrates how nesting TSeq
types can be used to describe a fine-grained valid/invalid
pattern on an underutilized interface.
4.2 Operators
To express hardware designs with different throughput and
area, Lst provides parallel and sequential versions of all se-
quence operators previously seen in Lseq. These operators
respectively implement the parallel and sequential interfaces
described by the SSeq and TSeq types.
For example, the spatial (or parallel) map operator map_s
operates on SSeqs. Given a function f (corresponding to a
hardware circuit), the operator (map_s f) consists of n copies
of f that simultaneously process all n (simultaneously arriv-
ing) elements of the input sequence. Similarly, the temporal
add :: (Int x Int) -> Int
tuple :: t -> t' -> t x t'
tuple_append ::
n−1︷         ︸︸         ︷
t × . . . × t -> t ->
n︷         ︸︸         ︷
t × . . . × t
map_s :: (t -> t') -> SSeq n t -> SSeq n t'
map_t :: (t -> t') -> TSeq n i t -> TSeq n i t'
map2_s :: (t -> t' -> t'') -> SSeq n t ->
SSeq n t' -> SSeq n t''
map2_t :: (t -> t' -> t'') -> TSeq n i t ->
TSeq n i t' -> TSeq n i t''
reduce_s :: (t x t -> t) -> SSeq n t -> SSeq 1 t
reduce_t :: (t x t -> t) -> TSeq n i t ->
TSeq 1 (n+i-1) t
shift_s :: SSeq n t -> SSeq n t
shift_t :: TSeq n i t -> TSeq n i t
select_1d_s :: Int -> SSeq n t -> SSeq 1 t
select_1d_t :: Int -> TSeq n i t -> TSeq 1 (n+i-1) t
reshape :: t -> t'
Figure 6. Signatures of Lst operators (excerpts).
map operator (map_t f) corresponds to a single copy of the
f circuit that processes elements arriving at its interface
sequentially in time. Figure 5 illustrates three examples of
operators that map f onto all elements of an input sequence
but do so with different throughputs.
Figure 6 provides signatures for a selection of Lst opera-
tors needed to express the 1D convolution application from
Figure 2. Most operators are standard data-parallel opera-
tors; therefore, we defer definition of their semantics to the
supplementary material. However, we call attention to two
important details.
Multi-rate operators. reduce_t and select_1d_t are tem-
poral multi-rate operators that accept TSeq’s of length n and
emit TSeq’s of length 1. The output sequences of these oper-
ators contain additional invalid elements that ensure their
input and output sequences have the same time.
Reshape operator. reshape is a data shuffling operator
that converts between two space-time sequence types with
the same element throughput (e.g.,(TSeq 1 3 (SSeq 4 Int))
and (TSeq 4 0 Int)).1 The correspondence of elements be-
tween the input and output sequences is defined by flattening.
If both input and output sequences were standard Haskell
lists, recursively flattening both lists and eliminating invalid
values would produce two identical lists.
reshape is unique among Lst operators in that its resource
requirements can vary significantly depending on the combi-
nation of input and output Lst types used. Implementations
of reshape may range from being simple data serializers to
needing to buffer an entire sequence (Section 7). We find this
lack of cost transparency to not be an issue in practice be-
cause for our benchmarks Aetherling’s scheduler (Section 6)
1reshape treats homogeneous tuples as SSeq’s.
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1 conv_math :: SSeq 3 Int -> SSeq 1 Int
2 conv_math x =
3 map_s (\y -> div (tuple y 3)) (reduce_s add x)
4
5 conv1d :: TSeq n 0 Int -> TSeq n 0 Int
6 conv1d input =
7 shift_once :: TSeq n 0 Int
8 let shift_once = shift_t input
9 shift_twice :: TSeq n 0 Int
10 let shift_twice = shift_t shift_once
11 window_tuple :: TSeq n 0 (Int × Int × Int)
12 let window_tuple = map2_t tuple_append
13 (map2_t tuple shift_once shift_twice) input
14 window :: TSeq n 0 (SSeq 3 Int)
15 let window = map_t reshape
16 (reshape window_tuple)
17 result :: TSeq n 0 (SSeq 1 Int)
18 let result = map_t conv_math window
19 reshape result
Figure 7. Lst program for a 1D convolution emitting one
pixel per clock.
only generates programs that utilize forms of reshape with
resource-efficient implementations.
Figure 7 provides a Lst implementation of the 1D convolu-
tion example from Figure 2. The program emits one output
per clock (TSeq n Int) and describes a circuit similar to that
shown in Figure 1-a. Most operators in the Lst implementa-
tion are the temporal versions of their equivalents in Lseq.
However, parallel operators map_s and reduce_s perform the
arithmetic for each output element in parallel. Instances
of reshape in the Lst code correspond to uses of partition,
unpartition, and tuple_to_seq in the Lseq program.
4.3 Operator Properties
In addition to specifying the throughput and timing proper-
ties of their interfaces, all Lst operator definitions include two
additional properties that describe their hardware implemen-
tations: area and delay. Using these per-operator definitions,
Aetherling can compute the area and delay of any Lst pro-
gram.
Area measures the hardware resources required to imple-
ment an operator (e.g., on an FPGA, resources include LUTs,
DSPs, and BRAMs). The scheduling algorithm described in
Section 6 uses Lst program area estimates during its search
for area-efficient hardware implementations.
Delay measures the number of clock cycles from the first
element of an input sequence arriving at an operator to the
first element emitted by the operator. For example, (map_t
add) is a fully combinational operator, so applying it to a
(TSeq 4 0 Int) input means the operator has zero clocks
of delay and the time of its input and output interfaces is
four clocks. On the other hand, if mul is implemented by
Figure 8. Lseq to Lst Direct Rewrite Rules (excerpts).
hardware with four pipeline stages, (map_t mul) when ap-
plied to the same input has a delay of four clocks and the
time of its input and output interfaces is four clocks. The
Lst compiler statically computes the delay of all operators to
generate correct hardware implementations of Lst programs
(Section 7). Therefore, Aetherling doesn’t support variable-
latency operators such as floating-point multipliers that are
optimized to change their delay depending on the input.
The interested reader will find formulas for the area and
delay of all Lst operators in the supplemental material.
5 Rewrite Rules
In this section, we describe the rewrite rules used to trans-
form Lseq programs into Lst. We first define rewrite rules that
yield fully-parallel and fully-sequential translations into Lst
(Section 5.1). Then, we provide additional rewrite rules from
Lseq to Lseq that are used to explore the space of partially-
parallel translations (Section 5.2). Finally, we argue that these
rewrite rules are semantics preserving (Section 5.4). For these
rules, we cannot state that an operator and its rewriting are
equivalent as the input and output values of Lseq and Lst
programs have different types (Seq and SSeq/TSeq respec-
tively). We therefore provide an isomorphism between Seq
and SSeq/TSeq and state that a Lseq program and its transla-
tion into Lst have equivalent semantics up to this isomor-
phism (Section 5.3).
5.1 Lseq to Lst Direct Rewrite Rules
The direct rewrite rules from Lseq to Lst convert each Lseq
operator to a Lst operator that is either fully parallel or fully
sequential. Figure 8 shows the subset of these rewrite rules
used for lowering the convolution example from Lseq in Fig-
ure 2 to Lst in Figure 7.
5.2 Nesting Rewrite Rules
To enable transformations that yield partially parallel Lst op-
erators, Aetherling has rewrite rules from Lseq to Lseq which
we call nesting rewrite rules (Figure 9). These rules take an
operator with an input type of a single (Seq (no*ni)t) and
produce a nesting of operators with an input type of a nested
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1 map f → map (map f)
2 map2 f → map2 (map2 f)
3 reduce f → reduce (map f) . map (reduce f)
4 shift in_seq →
5 let fst_seq = shift . map (select_1d (ni-1)) in_seq
6 let (snd_seq:other_seq) =
7 [map (select_1d i) in_seq | i <- [0..ni - 2]]
8 let result_tuples =
9 foldl (\xs x -> map2 (map2 tuple_append) xs x)
10 (map2 (map2 tuple) fst_seq snd_seq) other_seq
11 map tuple_to_seq result_tuples
12 select_1d i →
13 select_1d no (i//no) . map (select_1d ni (i%no))
Figure 9. Lseq Nesting Rewrite Rules (excerpts).
(Seq no (Seq ni t)). By first applying nesting, then apply-
ing direct rewrite rules to the Lseq operators produced by
nesting, Aetherling can produce partially-parallel Lst pro-
grams. For example, in the following code, application of the
map nesting rule, followed by direct rewrites, converts a Lseq
map on a sequence of 10 elements to a partially parallel Lst
program that processes two elements at a time.
While most of the nesting rules are standard [9], the
one for shift is not. For example, consider a shift in Lseq
which takes the input sequence [0, 1, 2, 3] :: (Seq 4 Int) to
[u, 0, 1, 2], where u signifies an undefined value. (We choose
to shift in an undefined value to simplify hardware implemen-
tation.) We need to rewrite that shift in order to operate on
























This can be done by first shifting the last row by one (Fig-
ure 9-Line 5) and placing it on the first row and then by




In order to relate elements of Lseq and Lst as they are manip-
ulated by the rewrite rules, we provide three isomorphisms:
• one between Seq and nested Seq’s;
• ones between Seq and SSeq, Seq and TSeq.
The combination of the three isomorphisms is used to say
that the translation from Lseq to Lst programs that first ap-
plies the nesting rewrite rules and then applies the direct
rewrite rules is semantics preserving [15].
The intuition behind the isomorphisms is that isomorphic
types are inhabited by values that are sequences containing
the same values in the same order but with possibly different
2
We invite the skeptical reader to try this on larger nested sequences too.
distributions in time and space. More precisely, once flat-
tened and stripped of invalids, isomorphic sequences must
have the same values. So, (Seq (no*ni)t) is isomorphic to
(Seq no (Seq ni t)) if flattening the nested sequence yields
the first one. Thus, [1, 2, 3, 4] :: (Seq 4 Int) is isomorphic
to [[1, 2], [3, 4]] :: (Seq 2 (Seq 2 Int)). On the other hand,
(Seq n t) is isomorphic to (SSeq n t) if the two sequences
have the same length and the same elements. Thus, [5, 6]
:: (Seq 2 Int) is isomorphic to [5, 6] :: (SSeq 2 Int). Fi-
nally, (Seq n t) is isomorphic to (TSeq n i t) if the two
sequences have the same length and the same elements, dis-
regarding the possible trailing invalid values (indicated with
i) in the second sequence. Thus, [7, 8, 9] :: (Seq 3 Int) is
isomorphic to [7, 8, 9, i, i] :: (TSeq 3 2 Int).
From these, we conclude that [1, 2, 3] :: (Seq 3 Int) is iso-
morphic to [[1, i], [2, i], [3, i], i] ::(TSeq 3 1 (TSeq 1 1 Int)).
Intuitively, this is because type (Seq 3 Int) is isomorphic
to (Seq 3 (Seq 1 Int)). Then, (Seq 1 Int) is isomorphic
to type (TSeq 1 1 Int), and from this we can derive that
(Seq 3 _) is isomorphic to (TSeq 3 1 _).
5.4 Rewrite Rules Preserve Semantics
We argue that combinations of the rewrite rules are seman-
tics preserving. The direct rewrite rules of Figure 8 trivially
preserve semantics up to the isomorphism because they sim-
ply convert Lseq operators to the same ones in Lst. This is
true even for the partition and unpartition rules since they
are translated to reshape, and they all convert between types
while preserving the same ordering of elements.
The nesting rewrite rules of Figure 9 are mostly standard
nesting operations [9, 11]. In fact, rules for map, map2, and
reduce (as well as for all elided operators) are well-known
results from data parallel languages. The select_1d rule is a
duplicate of the reduce rule. The shift nesting rewrite rule is
similar to the stencils in Lift [18]. As such, it is also simple to
see that the nesting rewrite rules preserve the isomorphism.
We defer formally proving that Aetherling’s rewrite rules
are semantics preserving up to the presented isomorphism
to future work. We expect such results to build on similar
semantics-preservation proofs [3, 4, 23, 33, 36]. Specifically,
by relying on the type systems of Lseq and of Lst, we expect to
build a cross-language logical relation that relates terms (and
crucially values) of the two languages when they “behave
the same”. The key complexity of such a relation will be
accounting for the isomorphism in order to determine when
two sequences are related or, in technical terms, to determine
what values are related at type (Seq n t).
6 Scheduling
In this section, we describe an algorithm that uses Aether-
ling’s rewrite rules to transform Lseq programs into equiva-
lent Lst programs with a specified output throughput T. We
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refer to this process as “scheduling” since the algorithm de-
termines how to orchestrate a program’s execution in space
(via parallelism) and time.
Consider scheduling a Lseq program that outputs a se-
quence of 8 integers (Seq 8 Int) with a throughput of two
ints per clock (T=2). Multiple Lst sequence types describe
this throughput, for example:
TSeq 4 0 (SSeq 2 Int)
TSeq 2 2 (SSeq 4 Int)
TSeq 2 0 (TSeq 1 1 (SSeq 4 Int))
Lst programs that produce these types correspond to hard-
ware with different area requirements. Therefore, the goal
of scheduling is to find the lowest area Lst program that
meets the specified throughput. Aetherling performs this
optimization using a heuristic-driven search that involves
(1) enumerating a set of Lst sequence types with the desired
throughput and (2) using rewrite rules from Section 5 to con-
vert the input Lseq program into Lst programs that output
sequences with these types.
6.1 Enumerating Candidate Output Types
Enumerating single sequences. Aetherling’s scheduler
considers a space of program transformations that take each
(Seq n t) type in the source Lseq program into a Lst type of
one of the five following forms:
(1) TSeq n i t
(2) TSeq n io (TSeq 1 ii t)
(3) TSeq n io (TSeq 1 ii (TSeq 1 ii t))
(4) SSeq n t
(5) TSeq no io (SSeq ni t) (for n=no × ni)
These five rules do not generate all possible Lst types, but
serve as heuristics for limiting the scheduler’s search space.
The first three forms yield Lst sequences that match a target
throughput of one pixel per clock (or less, considering in-
valids). Forms (2) and (3) interleave valid and invalid clocks
rather than creating a single burst like form (1). Implemen-
tations of programs with multi-rate operators can use more
efficient reshapes when they avoid bursty behavior and emit
valid data at regular intervals. In our experience, the two
layers of nesting in form (3) are sufficient for processing data
with two dimensions, such as images.
3
Forms (4) and (5) yield
fully parallel (T=n) and partially parallel output respectively.
Since underutilized parallel hardware is unlikely to be an
area efficient solution, Aetherling only applies form (5) with
the minimum ni that meets the specified throughput.
We demonstrate that, for our benchmarks in Section 8,
there are area-efficient hardware implementations whose
output interfaces lie within the space of Lst sequences ob-
tained via these five sequence transformations. For exam-
ple, when scheduling the 1D convolution with output type
3
Forms (2) and (3) describe the largest part of the search space since multiple
values for the parameters io and ii may yield the desired throughput. The
number of options for io and ii increases as n increases.
(Seq 8 Int) (Figure 2) with a throughput T=1/3, Aetherling
searches over Lst programs with the following output types:
TSeq 8 16 Int (from form 1)
TSeq 8 0 (TSeq 1 2 Int) (from form 2)
TSeq 8 4 (TSeq 1 1 Int) (from form 2)
TSeq 8 16 (TSeq 1 0 Int) (from form 2)
TSeq 8 16 (TSeq 1 0 (TSeq 1 0 Int)) (from form 3)
TSeq 8 16 (SSeq 1 Int) (from form 5)
Note that the second type given above describes the in-
terface of the area-efficient hardware pipeline illustrated in
Figure 1-c, which emits an element every third clock.
Enumerating nested sequences. The above transforma-
tions apply to a single Seq type in a Lseq program. When a
Lseq program produces a nested sequence, Aetherling fac-
tors the target throughput T into target sub-throughputs Ti
for each of the subsequences. For example, to schedule a
program with type (Seq 8 (Seq 2 Int)) with throughput T,
Aetherling will consider transformations that convert the
innermost (Seq 2 Int) to Lst types with throughput T1 and
convert the outermost (Seq 8 t) to Lst types with through-
put T0, where T0 × T1 = T.
In the example above, there are multiple valid assignments
of T0 and T1. In general, given an arbitrarily nested Lseq type,
the scheduler enumerates all valid assignments of subse-
quence throughputs by performing a prime factorization of
T and distributing the factors as target subsequence through-
puts Ti for each nested Seq. For each assignment, the sched-
uler then uses the five Seq transformation forms described
above to enumerate possible Lst types for each nested Seq.
This yields a collection of nested Lst sequence types that
describe candidate hardware output interfaces.
6.2 Transforming Programs to Match Output Types
Given a Lseq program and a Lst output type T, the scheduler
invokes the rewrite rules to transform the Lseq program into
a Lst program of output type T. We first describe how to
transform single Lseq operators into Lst operators of a speci-
fied type, then address full Lseq program transformations.
6.2.1 Transforming Individual Operators.
Base operators. Lseq operators that do not operate on Seq
types (e.g., add) are trivially converted using applications of
the appropriate Lseq to Lst direct rewrite rules (Figure 8).
Sequence operatorswithnesting rewrite rules. If a nest-
ing rewrite rule for an operator exists, the scheduler repeat-
edly applies the nesting rewrite (zero or more times) until the
resulting Lseq expression emits a nested Seq with the same
nesting depth as the Lst target type. Then, the algorithm
applies direct Lseq to Lst rewrite rules to convert operators in
the (potentially) nested Lseq expression into Lst. For example,
consider transforming the Lseq expression:
map add :: Seq 4 (Int x Int) -> Seq 4 Int
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into a Lst expressionwith output type TSeq 2 0 (SSeq 2 Int).
Application of the map nesting rewrite rule produces:
map (map add) ::
Seq 2 (Seq 2 (Int x Int)) ->
Seq 2 (Seq 2 Int)
Then, application of Lseq to Lst direct rewrite rules for each
map produces:
map_t (map_s add) ::
TSeq 2 0 (SSeq 2 (Int x Int)) ->
TSeq 2 0 (SSeq 2 Int)
Sequence operators that transform into reshape. Op-
erators that have no nesting rewrite rules but produce Seq
outputs (partition, tuple_to_seq) translate to reshape. Un-
like the other operators in Lst, reshape is unique in that its
input type is not fully determined given its output type. (By
definition reshape converts between two sequence types.)
The input type of reshape is determined during full-program
scheduling, as described in the subsequent section.
6.2.2 Transforming Full Programs. Aetherling sched-
ules full Lseq programs by performing a sequence of individ-
ual operator transformations. It begins with the last operator
in the Lseq program DAG and continues to the front until all
DAG nodes have been transformed.
Given a target output type for the program, the scheduler
first transforms the last operator in the Lseq program DAG
into an equivalent Lst expression that emits this type. With
the exception of transformations that yield reshape, this
process also determines the input type of the resulting Lst
expression. Then, the process recurs on predecessor nodes
in the Lseq DAG, using the input type for the current Lst
expression as the predecessor’s target output type in the
next recursive call.
When transformations yield a reshape, the scheduler must
choose a Lst input type for the reshape. It uses the process de-
scribed in Section 6.1 to enumerate potential Lst input types
for the reshape. For each of those types, it recursively calls
the scheduling algorithm on the input Lseq expression to the
reshape. Each input type for the reshape is a different candi-
date output type for the upstream expression. The scheduler
picks the reshape input type that causes the reshape and the
upstream Lst expression to have the least area. (The cost of
scheduling is exponential in the number of reshapes encoun-
tered in a program.)
The program transformation process is repeated for all
candidate program output types. Aetherling’s scheduler com-
putes the area of all generated Lst programs, and retains the
program with the least area.
6.2.3 Handling Fork-Join Structure. The program trans-
formation algorithm described in Section 6.2.2 does not cor-
rectly transform DAGs with fork-join structure (i.e., when
a single sequence is consumed by parallel paths that later
sharpen1d input = 
  let blur = conv1d input
  let joined = map2 tuple input blur
  map sub joined
conv1d tupleinput map2 submap1
2
Figure 10. An image sharpening program with fork-join
DAG structure. When transforming this Lseq program into
Lst, a reshape may need to be inserted at point 1 or point 2
in the DAG to ensure all paths that consume input expect
the same Lst input type.
merged together, Figure 10). Specifically, independent back-
to-front transformation of operators on different DAG paths
does not guarantee that all consumers of a sequence require
the same Lst input type. We solve this problem by inserting
a reshape on one of the paths so that all consumers require
the same Lst input type.
It is possible to use reshape insertion to solve the type
mismatch problem because the different Lst types required
by each consuming path are guaranteed to have the same
throughput. We defined reshape in Section 4.2 to convert
between any two Lst types with the same throughput. The
mismatched types must have the same throughput since they
have the same length, as they are isomorphic to the same
Lseq type, and the same time, as stated in Section 4.1.
7 Implementation
Aetherling’s Lseq is implemented as a shallow embedded DSL
in Haskell using the methodology from Bjesse et al. [8]. The
Lseq type system is implemented using Haskell’s lightweight
dependent types [14]. The shallow embedding is then com-
piled to a deep embedding. All Lseq and Lst scheduling passes
are performed on deep embeddings.
Operator Implementation. All Lst operators correspond
to hardware generators written in Chisel [6], a hardware
design language embedded in Scala. These generators pro-
duce Verilog. One particularly complex generator is reshape.
We use efficient implementations of reshape for common
cases, such as serialization that converts between sequential
types like (TSeq 1 2 (SSeq 3 Int)) and parallel types like
(TSeq 3 0 Int). These efficient implementations are suffi-
cient to implement the benchmarks in Section 8. However,
other possible input and output Lst types for reshape can-
not be supported by our efficient specializations. We im-
plement the general case of the operator by extending the
memory-minimizing stream permutation approach of Koehn
and Athanas [25] to support conversion between input and
output sequences featuring invalid clocks. To maintain high
clock rates, we perform a simple form of register retiming
that inserts registers into operators that have long combina-
tional path lengths.
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h input = 
   let s1 = map_t f input
   let s2 = map_t g1 s1
   let s3 = map_t g2 s1






delay(g1)  = 3








Figure 11. Sequence elements generated by the logic path
featuring g2 (delay=1) must be delayed for two cycles so they
arrive at the node h at the same time as the corresponding
elements produced by g1 (delay=3). The Aetherling compiler
relies on the ability to compute the delay of all paths through
a program in order to insert the appropriate delay registers.
Delay Matching. The Lst type system guarantees that
all composed modules match throughputs and also expect
the same order of valids and invalids. However, typing does
not guarantee that all logic paths through a program DAG
feature the same delay. (Recall delay is a property of an op-
erator’s internal hardware implementation, not a property
of its interface.) As a result, when Lst DAGs feature fork-
join structure, sequence elements generated from one path
through the graph may be produced on an earlier clock than
their corresponding elements in the other path. Figure 11
illustrates such a situation, where elements from module
g2 (with delay 1) are generated before their corresponding
elements from g1 (with delay 3). To ensure correct opera-
tion of this design, the Aetherling compiler must insert two
registers into the lower path to ensure that corresponding
elements arrive at the joining operator h at the same time.
As described in Section 4.3, Aetherling is able to compute
the delay along all paths of a program in Lst, and uses this
information to insert the appropriate registers so that all
paths through the program’s DAG have matching delays.
FPGA Bitstream Generation. We generate clock rate
and area numbers for Section 8 by synthesizing the Ver-
ilog to bitstreams for the Xilinx XC7K160TIFFV676-2L FPGA
using the Xilinx Vivado Design Suite 2018.2.
8 Evaluation
We evaluated Aetherling by generating hardware implemen-
tations of several image processing benchmarks (Section 8.1).
Using these benchmarks, we demonstrate Aetherling’s abil-
ity to automatically generate hardware designs with different
throughput-area trade-offs (Section 8.2). We also compare
the efficiency of Aetherling’s designs with the output of
two recent hardware generation systems that prioritize de-
sign space exploration for data-parallel applications: Halide-
HLS [39] and Spatial [26] (Section 8.3). Halide is an image
processing DSL that is widely used in industry [40], and
Halide-HLS extends Halide’s “scheduling” primitives to de-
scribe hardware implementations of Halide programs. Spatial
is a general-purpose language for creating hardware accel-
erators using data-parallel patterns. It exposes scheduling
directives and has built-in design space exploration for tun-
ing design parameters.
We choose to not compare against additional, prior sys-
tems for compiling image processing applications to accel-
erators (Rigel [21], Darkroom [20], RIPL [44], and Lift [28])
because available implementations of these systems do not fit
within our evaluation framework of automatically producing
multiple throughput-area trade-offs.
8.1 Benchmark Description
Our benchmarks consist of the following functions:
map adds a constant to every element of a 200-element in-
put sequence. This is a test of Aetherling’s ability to compile
a Lseq program to a range of throughput-area trade-offs.
conv is a 3×3 convolution (without boundary conditions).
convb2b performs two back-to-back convolutions (3×3 filter,
then 2×2). Since the reduction performed in a convolution
runs at a higher throughput than downstream operators,
these benchmarks feature “multi-rate circuits” where some
interfaces are fully utilized while others have invalids.
sharpen implements an unsharp mask [24]. This is a com-
mon image processing operation that emphasizes high fre-
quency image features (e.g., edges). This benchmark features
a DAG with fork-join structure.
camera is a simple version of a modern camera pipeline,
a demosaic followed by a sharpen. The demosaic uses a
position-dependent convolution.
In most implementations, we use single-channel (32 bits
per pixel), 1920x1080 images and fixed-point multiplication
and division. For camera, we use three channels (96 bits
per pixel). We synthesized designs at the following clock
rates: 175 MHz for Aetherling, 161 MHz for Halide-HLS,
and 125 MHz for Spatial. We tested the Aetherling designs
using Verilator [42], the Spatial designs using VCS, and the
Halide-HLS designs using Vivado HLS C simulation.
8.2 Exploring Space-Time Trade-offs
Aetherling enables rapid exploration of throughput-area
trade-offs for a Lseq program. Figure 12 plots the throughput
(in output pixels per clock) and area of designs generated
by scheduling the five benchmarks. These designs exhibit
significant structural variation, ranging from sub-one-pixel
per clock designs requiring extra serializers and counters to
higher throughput designs with throughput-specific wiring
between shift buffers and arithmetic units.
Figure 12 uses three metrics for area on the target FGPA:
DSPs, BRAMs, and slices. DSPs measure the area used for
resource intensive math: the multiplication and division for
the convolution. BRAMs measure the area used for buffering
rows of the image. (sharpen and camera also use BRAMs
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Resources Consumed by Aetherling Designs
Figure 12.Aetherling generates designs matching a specified output throughput. The resources used for control logic, measured
by slices, increases linearly with throughput above one pixel per clock. Designs with throughputs of less than one pixel per
clock require additional overhead (such as serializers and counters), resulting in slightly higher slice utilization than the best
one pixel-per-clock designs. Data points for high throughput convb2b and camera designs are not given because they require
too many DSPs for the target FPGA. The graphs use log-scale axes because the parallelism increases exponentially.
for buffering needed to match delays.) Slices measure the
area used for simple math (e.g., 32-bit adders) and control
logic overhead, including counters and registers necessary
to support the math and row buffers.
For throughputs above one, we observe a linear relation-
ship between design throughput and slices. Designs for conv,
convb2b, and camera at less than one pixel-per-clock have
slightly higher overhead than the best one pixel-per-clock
circuits. In these cases, the extra overhead required to un-
derutilize the convolution hardware (recall the additional
components in Figure 1-c) outweighs the area saved by re-
moving parallel adders from the design (conv only needs
eight adders to perform a convolution at one pixel per clock).
We observe a linear relationship between throughput and
DSPs. The relationship between throughput and BRAMs
has two parts. BRAM capacity to store several rows of pixel
data is the dominant constraint at low throughputs, so the
number of required BRAMs is constant when targeting four
pixels per clock and below. At eight pixels per clock and
above, BRAM requirements scale linearly with throughput
as additional BRAMs are needed to ensure sufficient read and
write bandwidth [46]. sharpen’s and camera’s requirements
increase at a lower throughput due to additional, smaller
BRAMs used for delay matching.
8.3 Efficiency Comparison
Figure 13 compares the area efficiency of designs produced by
Aetherling to those of Spatial for all but the camera bench-
mark (no Spatial implementation of camera was available).
Excluding the simple map experiment, Aetherling designs re-
quire 1.8-7.9× fewer slices to achieve the same throughput as
Spatial. This reduction is due to more efficient control logic.
Vivado’s design reports for Spatial indicate that slices due to
other sources are minimal. For example, the convolution’s
32-bit adders are optimized into control logic modules.
Hardware generated by Aetherling does not require con-
trol circuity to dynamically manage communication between
hardware modules. In contrast, Spatial uses control logic to
interface arithmetic with its generated memories. The im-
pact of the control logic, and thus the difference in slice
counts between of Spatial and Aetherling designs, is lowest
at two pixels per clock since Spatial is able to most efficiently
control its memories at this throughput.
Differences in DSP and BRAM utilization between Aether-
ling and Spatial exist, but are not fundamental to the designs
of the systems. Spatial uses more BRAMs because its mem-
ory utilization analyzer currently stores more rows of the
image than necessary. Spatial saves DSPs at higher through-
puts through common subexpression elimination. Spatial’s
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Figure 13. In nearly all benchmarks, designs generated by Spatial require more slices than Aetherling designs with the same
throughput. map is simple, so Aetherling and Spatial require almost the same number of slices and no BRAMs or DSPs.













Resources Consumed by Halide-HLS Designs 
 (Relative to Aetherling)
Figure 14. Designs generated by Halide-HLS require more
slices than Aetherling designs. All designs have a throughput
of one output pixel per clock.
BRAM utilization and Aetherling’s DSP utilization could be
improved with additional compiler optimization passes.
Figure 14 compares the area efficiency of designs produced
by Aetherling to those of Halide-HLS. Excluding the sim-
ple map experiment, Aetherling designs require 3-4× fewer
slices to achieve the same throughput as Halide-HLS. As
with Spatial, the plot shows that there’s less control over-
head compared to Halide-HLS. This is because Halide-HLS
compiles programs to C code with high-level synthesis tem-
plates. The resulting designs employ dynamic control logic
to synchronize each stage of computation.
We elide BRAM consumption in Figure 14 as Aetherling
and Halide-HLS use the same number of BRAMs for all
benchmarks. We elide DSP consumption because we were
unable to direct Halide-HLS to synthesize fixed-point mul-
tipliers and dividers to DSPs (despite direct help from the
authors of Halide-HLS). To ensure a fair comparison, we syn-
thesized both the Aetherling and Halide-HLS applications
in Figure 14 with shifts for the multipliers and dividers. The
shifts have negligible impact on the number of slices, and
use no DSPs. In Aetherling’s conv, the shifts use so few
resources that they are elided from Vivado’s area report.
The process of generating different designs using Halide-
HLS and Spatial revealed limits to the design space explo-
ration features of these prior systems. For example, although
Spatial provides built-in support for tuning the tiling, sched-
uling, and loop parallelization factors of an algorithm, creat-
ing designs that achieved different throughputs with mini-
mal control logic required structural change to the Spatial
program. These changes were implemented out of language
by metaprogramming the Spatial dataflow graph in Scala.
We were unable to generate designs matching all desired
throughputs using Halide-HLS, even after direct collabora-
tion with that system’s authors.
9 Related Work
The ubiquity of image processing, particularly in energy-
constrained mobile environments, has motivated many ef-
forts to compile domain-specific languages to image pro-
cessing accelerators [13, 20, 21, 39, 44]. A number of these
efforts [21, 44], as well as much prior work focusing on signal
processing systems [17, 38], utilize the synchronous dataflow
(SDF) [29] and cyclo-static dataflow (CSDF) [7] models as
mechanisms to match the throughput of processing nodes
in a dataflow graph. SDF requires nodes to define how they
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produce and consume stream tokens so it can solve for firing
rates that yield equal throughput. By constraining programs
to DAGs, and encoding the number of tokens (and their
arrival rates) in types, Aetherling reduces the problem of
SDF throughput matching to the scheduler in Section 6 that
simply matches types.
Other systems have taken approaches similar to Aether-
ling for encoding space-time properties. Rigel [21] uses both
SDF and types that encode parallelism. Dahlia [34] uses affine
types to produce predictable HLS designs by restricting
memory access patterns. Both Cλash [5, 45] and Lift [28, 43]
present data-parallel operators like those in Section 4 whose
types can encode throughput. Aetherling extends these types
to also encode the ordering of valids and invalids. The TSeq
clock cycle ordering can be viewed as a simple version of the
Signal [32] clock calculus and related work like LUSTRE [19].
A limitation of our approach is that, unlike the clock calculus,
we cannot express some patterns of valid and invalid clocks.
For example, the Lst types cannot encode a sequence of two
Ints on one clock cycle and then one Int on the next. Fu-
ture work on expanding the space of representable patterns
may allow the scheduler to search for even more efficient
throughput-area trade-offs.
Spatial [26] and HLS [1, 10, 30] are other approaches for
compiling high level descriptions of algorithms to hardware
with different throughput-area trade-offs. Programs writ-
ten for both systems are expressed in languages where the
semantics do not specify cycle-accurate hardware execution.
Both Spatial [27, 31] and HLS, when using systems like
Aladdin [41], enable design space exploration that tunes pa-
rameters to trade-off throughput and resource utilization.
Through this exploration process, Spatial and HLS allow the
developer to search different types of trade-offs compared to
Aetherling. For example, Spatial required metaprogramming
in Section 8 because its design space exploration does not
fundamentally change the circuit architecture to meet a spec-
ified throughput. Unlike Aetherling, Spatial enables explor-
ing different communication patterns with off-accelerator
memories that can’t be described by TSeq and SSeq.
The Halide image processing language [40] was designed
to enable rapid design space exploration for dense tensor
applications such as image processing. Halide’s solution is
to define a separate scheduling language, where programs
in this second scheduling language describe how to rewrite
the Halide application DAG to explore program optimiza-
tions. While Halide scheduling has generally been performed
manually by human programmers, search-based techniques
for automatically generating schedules for Halide programs
have now surpassed expert programmer performance [2].
Since our own approach to Aetherling scheduling (in Sec-
tion 6) is structured as a sequence of choices about which
rewrite rule to apply, it is likely that Halide’s fast tree-search-
based approach to automatic scheduling could be applied to
scheduling Aetherling programs as well.
Although it is possible to reinterpret Halide’s schedul-
ing primitives as hardware design directives [39], Halide’s
primitives and compiler internals are CPU-centric and not
intended for hardware design space exploration.We are inter-
ested in exploring if Aetherling’s representationsmight serve
as an alternative intermediate representation for Halide.
Type-directed program synthesis systems such as Syn-
quid [37] andMyth [16, 35] demonstrate other techniques for
synthesizing programs that satisfy a type constraint. These
systems create software programs whose semantics satisfy
the constraints of a target refinement type. Future work us-
ing their techniques could improve upon the scheduler’s
subroutine that finds the minimum area Lst program with a
target output type and semantics specified by a Lseq program.
10 Conclusion
In this paper, we presented Aetherling, a type-directed ap-
proach to compiling data-parallel programs to statically sched-
uled, streaming hardware designs. Aetherling can produce a
diverse set of hardware designs by changing only a single
input parameter (desired throughput) to the scheduler. Due
to the efficiency of statically scheduled module interfaces,
when synthesizing FPGA designs for simple image process-
ing benchmarks, Aetherling’s designs require 1.8-7.9× fewer
slices than those of prior hardware generation systems.
Going forward, future development of Aetherling will pur-
sue extensions that increase application scope. We aim to
support additional image processing and machine learning
applications by permitting limited data-dependent memory
accesses, data reuse, and stream blocking. Additionally, we
will enlarge the space of designs that the scheduler can effi-
ciently search. We also aim to formally prove the soundness
of Aetherling’s transformations to have stronger guarantees
for a larger part of the workflow.
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